Abstract-Generally speaking, designing single-phase phaselocked loops (PLLs) is more complicated than three-phase ones, as their implementation often involves the generation of a fictitious orthogonal signal for the frame transformation. In recent years, many approaches to generate the orthogonal signal have been proposed, the simplest perhaps being the transfer delay-based method. In the transfer delay-based PLL (TD-PLL), the orthogonal signal is generated by delaying the original single-phase signal by T /4 (onequarter of a period). The phase shift caused by the transfer delay block, however, will not be exactly 90
I. INTRODUCTION
A phase-locked loop (PLL) is a negative-feedback system that tries to generate a sinusoidal signal with the same phase and frequency as its input signal [1] . PLLs are now widely used for synchronization and control purposes in the areas of electrical machines, power distribution systems, and power electronics thanks to the great advantages that they offer, such as their ease of digital implementation, effectiveness, and robustness [2] - [4] . The phase detector (PD), the loop filter, and the voltage-controlled oscillator are three basic parts of almost all PLLs [1] . In recent years, many single-phase PLLs have been designed by different researchers. The main difference among these PLLs typically lies in the implementation of their PDs. A mixer, also called the product type PD, is probably the simplest option [1] . This PD generates the phase error information by multiplying the PLL input signal by the PLL output. This multiplication, nevertheless, causes a double frequency component, which results in double frequency ripples on the quantities estimated by the PLL [5] . To deal with this problem of product type PD, including double frequency decoupling networks into the PLL structure is suggested in [6] - [8] .
The orthogonal signal generation (OSG)-based PDs are presumably the most popular PDs in single-phase PLLs. The main difference among these PDs typically lies in the technique they use to create the orthogonal signal. The transfer delay [9] , [10] , all-pass filter [11] , Hilbert transform [12] , Kalman filter [13] , second-order generalized integrator [14] , [15] , and inverse Park technique [5] , [15] are the most common methods to create the orthogonal signal.
Using the transfer delay is probably the simplest method to generate the orthogonal signal. Fig. 1 shows the schematic diagram of the single-phase transfer delay-based PLL (TD-PLL). As illustrated in this figure, the orthogonal signal is generated by delaying the original single-phase signal by T /4, where T is the grid fundamental period. This approach, however, suffers from high sensitivity to the grid frequency variations, because the phase shift caused by the transfer delay will not be exactly 90
• in the presence of frequency drifts. To deal with this problem, the frequency estimated by the PLL can be fed back to the delay block to make it frequency adaptive. This frequency feedback loop, nevertheless, makes the PLL highly nonlinear. In this condition, it is rather difficult to analyze the PLL and ensure its stability under all circumstances [16] . Recently, another approach has been proposed in [17] and [18] to tackle this problem. In this method, as shown in Fig. 2 , the TD-PLL uses another delay block in the feedback loop to generate cos(θ o ) from sin(θ o ), where θ o is the phase estimated by the PLL. This PLL structure is called the nonfrequency-dependent TD-PLL (NTD-PLL).
In this paper, for the first time, the accurate small-signal model of the TD-PLL and NTD-PLL is derived. A detailed analysis of the performance of these PLLs is then carried out and some approaches to enhance their performance are presented. The stability analysis, control design guidelines, and performance comparison with the state-of-the-art PLLs are other contributions of this paper.
II. TD-PLL

A. Small-Signal Modeling
For the sake of simplicity in the modeling procedure, let the TD-PLL input voltage, v i , be clean and undistorted as
where V i is the input voltage amplitude (throughout this paper, it is considered to be 1 pu) and
is the grid voltage phase, while ω i = ω nf + Δω i , ω nf = 2π/T and Δω i denote the grid frequency, the nominal value of grid frequency and the deviation of grid frequency from its nominal value, respectively. Assuming a constant value for the grid frequency, the β-axis voltage (i.e., the delay block output signal) can be expressed as 
Using Fig. 1 , (1) and (3), the proportional-integral (PI) controller input signal, v q , can be obtained as
where θ o = ω nf t + Δθ o , as mentioned before, is the phase estimated by the PLL and D 2 (t) denotes a double frequency term. Notice that D 2 (t) is equal to zero when the grid frequency is at its nominal value, i.e., when Δω i = 0. Under a quasi-locked state, (4) can be approximated by
Taking the Laplace transform from both sides of (5) gives
where ΔΘ i and ΔΘ o denote the Laplace transform of Δθ i and Δθ o , respectively. Using (6) and Fig. 1 , the small-signal model of the TD-PLL can be obtained as shown in Fig. 3 . As it can be seen, the dynamics of the delay based OSG in the TD-PLL is modeled by what is known as the dq-frame delayed signal cancellation (dqDSC) operator [19] - [21] . This operator is a finite impulse response (FIR) filter that is defined in general form as
where n is the operator delay factor. To evaluate the model accuracy, any arbitrary values can be assigned to the proportional and integral gains k p and k i . Here, k p = 180 and k i = 2500 are selected. For the sake of simplicity, the double frequency disturbance input to the model is neglected. A phase-angle jump of +40
• , and subsequently, an exaggeratedly large frequency jump (+10 Hz) are programmed for the model accuracy assessment, whose results are shown in Fig. 4 . It can be observed that the derived model accurately predicts the TD-PLL behavior.
The major drawbacks of the TD-PLL, i.e., its nonzero average phase error and its double frequency oscillatory error in the presence of frequency drifts, are evident from Fig. 4 . To remove these errors, as mentioned before, the frequency estimated by the TD-PLL can be fed back to the delay block to make it frequency adaptive. Such frequency feedback loop, however, makes the TD-PLL highly nonlinear. In this condition, it is rather difficult to evaluate and ensure the TD-PLL stability under all circumstances. Achieving a zero phase-error for the TD-PLL without using a frequency-feedback loop is discussed in the next sections.
B. Performance Enhancement Under Frequency-Varying Grid Conditions
Let the single-phase input signal of the TD-PLL be as expressed in (1) . Considering that a single-phase system is an unbalanced two-phase system, alternative mathematically equivalent representations of the TD-PLL can be obtained as shown in DSC (αβDSC) operator [22] . The s-domain transfer function of this operator in general form is as follows:
where n, as defined before, is the delay factor. In our case, the delay factor n is equal to 4. The dark line in Fig. 6 shows the frequency response of the αβDSC 4 operator. It can be observed that the αβDSC 4 operator has unity gain and zero phase shift at +50 Hz, and zero gain at −50 Hz. This means that the αβDSC 4 operator [the dashed box in Fig. 5(b) ] passes the fundamental-frequency positive-sequence (FFPS) component and blocks the fundamental-frequency negative-sequence (FFNS) one when the grid frequency is at its nominal value, i.e., 50 Hz. In the presence of frequency drifts, nevertheless, this operator is unable to completely block the FFNS component. It also causes a phase shift in the FFPS component. That is the reason why the TD-PLL suffers from a double frequency oscillatory error and a nonzero average phase error under off-nominal grid frequencies.
Using (8) , the phase shift caused by the αβDSC 4 operator at the fundamental frequency of positive sequence can be calculated as
Substituting ω i = ω nf + Δω i into (9) and performing some mathematical manipulations yields
As the aforementioned equation shows, the phase shift caused by the αβDSC 4 operator depends on Δω i . Therefore, correcting this phase shift requires an estimation of Δω i . Fortunately, the integral action of the PI controller provides an estimation of Δω i . Therefore, the TD-PLL nonzero average phase error can be easily corrected by multiplying the PI controller integral output (i.e., Δω o ) by k ϕ1 = T /8 and adding the result to the TD-PLL output, as shown in Fig. 7 . It should be mentioned here that correcting the phase shift caused by the PLL prefiltering stage at the PLL output has been first proposed in [23] . Adding this compensator, as it will be confirmed numerically later, enables the TD-PLL to achieve a zero average phase error in the presence of frequency drifts. However, it has no effect on its double frequency oscillatory error. This error, as mentioned before, is due to imperfect cancellation of the FFNS component by the αβDSC 4 operator under off-nominal grid frequencies.
An easy yet effective approach to deal with this problem is the repeated passes of the signal through the identical filter [24] as shown in Fig. 8(a) , which is mathematically equivalent to the structure depicted in Fig. 8(b) . The effectiveness of this approach can be better visualized by obtaining the frequency response of two cascaded αβDSC 4 operators, which is shown by a gray line in Fig. 6 . As it can be observed, two cascaded αβDSC 4 operators provide a wider notch around −50 Hz compared to the single αβDSC 4 operator, and therefore, can more effectively reject the FFNS component in the presence of frequency drifts.
The phase error caused by the cascaded αβDSC 4 operators under off-nominal frequencies can be compensated for in the same manner as shown in Fig. 7 ; however, it should be noticed that the phase error compensator gain in this case is twice that of the previous case, i.e., k ϕ 2 = 2k ϕ1 = T /4. Fig. 9 shows the schematic of TD-PLL with two-stage αβDSC 4 operator and phase-error compensator.
It should be mentioned that a similar structure to the one in Fig. 9 , but without the phase error compensator can be found in [25] . Such structure, consequently, is not able to track the grid phase-angle in the presence of frequency drifts, and therefore, it can only be used in applications where the grid frequency is fixed at (or very close to) its nominal value.
C. Performance Enhancement Under Harmonically Distorted Condition
As shown in Fig. 6 , the two cascaded αβDSC 4 operators block the odd harmonics of order h = 4k − 1 (k = ±1, ±2, ± 3, . . .) and slightly attenuate the even harmonics, but leave other odd harmonics unchanged. This means that they have a limited harmonic filtering capability. Therefore, additional αβDSC operators with appropriate delay factors should be cascaded with them to improve their filtering capability. Selecting these additional operators should be made based on the grid harmonic pattern and application in hand. In this paper, the presence of even harmonics is neglected. In such scenario, cascading αβDSC 8 and αβDSC 16 operators with two αβDSC 4 operators, which results in the magnitude frequency response shown in Fig. 10 , is good enough. For those applications where the even harmonics are not negligible, using αβDSC 2 operator may also be required. More detailed information about selecting αβDSC operators for different grid scenarios can be found in [19] and [20] .
Including these additional operators into the TD-PLL results in the structure illustrated in Fig. 11 . For the sake of brevity, this structure is called the enhanced TD-PLL (ETD-PLL). The phase error compensator gain in the ETD-PLL, as calculated in 
D. Stability Analysis and Parameter Design Guidelines
Fig . 12 shows the ETD-PLL small-signal model, which can be obtained by following the same procedure used for deriving the TD-PLL model. The presence of double frequency disturbance input to the model is neglected as the two-stage αβDSC 4 operator effectively suppresses it.
Using Fig. 12 , the ETD-PLL open-loop 1 and closed-loop transfer functions can be obtained as
As (12) shows, the ETD-PLL has an unstable open-loop pole, which is created by the phase error compensator. This unstable pole makes the gain margin (GM) negative (in dB) and adversely affects the phase margin (PM). Having a negative GM, however, does not mean that the ETD-PLL is unstable. Indeed, as the characteristic polynomial of (13) ing appropriate values for ζ and ω n . Recommended values for the damping factor are ζ = 0.707 and ζ = 1 [26] . The latter is a more suitable choice for the ETD-PLL. The reason is that a higher value for ζ compensates for more effectively the negative effects of the phase-error compensator. Selecting the natural frequency ω n , on the other hand, involves a tradeoff between the speed of response and the stability: Increasing ω n raises the PLL bandwidth, and therefore, makes its dynamic response fast, but degrades its stability margin as shown in Fig. 13 . Here, ω n = 2π35 rad/s is selected, which corresponds to a PM around 60
• , a GM about −7 dB, and a 2% settling time equal to around two cycles of the nominal frequency in response to phase-angle jumps and frequency steps. The selected values for ζ and ω n result in k p = 440 and k i = 48361.
III. NTD-PLL
A. Small-Signal Modeling
The small-signal model of the NTD-PLL is derived under the same assumptions as those described in Section II-A.
Using Fig. 2 , (1), and (3), the input signal of the NTD-PLL PI controller can be obtained as
where D 2 (t) denotes a double frequency term. Under a quasi-locked state, (14) can be approximated by
Taking the Laplace transform from the aforementioned equation yields
Using (16) and Fig. 2 , the small-signal model of the NTD-PLL can be obtained as shown in Fig. 14 . Fig. 15 checks out the small-signal model accuracy in the prediction of the NTD-PLL dynamic behavior. As shown, the model is very accurate.
B. Stability Analysis and Parameter Design Guidelines
Using the NTD-PLL small-signal model, the open-loop transfer function can be obtained as
(17) The delay term in the open-loop transfer function (17) complicates the stability analysis and the parameter tuning procedure. For this purpose, the delay term in (17) is replaced by its firstorder Padé approximation, i.e., e −(T /4)s ≈ Using the symmetrical optimum method [6] , the integral and proportional gains k i and k p can be selected as
1−(T /8)s
1+(T /8)s , which results in
where g is a design constant which determines the PM of the PLL as PM = tan
. The recommended range of PM for stability of control systems is 30
• ≤ PM ≤ 60
• . It is shown in [6] that PM = 45
• is the optimum choice, as this value minimizes the 2% settling • is selected, which corresponds to g = 1 + √ 2. Once the design constant g is selected, k p and k i can be calculated from (19) as k i = 11371 and k p = 166. Fig. 16 shows the open-loop Bode plot of the NTD-PLL using the selected values of k p and k i . It can be seen that the PM of PLL is very close to the intended value, i.e., 45
• , which confirms the accuracy of the suggested design procedure.
C. More Straightforward Implementation of NTD-PLL
The small-signal model of the NTD-PLL (see Fig. 14) seems to be the same as the small-signal model of a power-based PLL (pPLL) 2 with an in-loop dqDSC 4 operator. Fig. 17 shows the schematic of this pPLL. Therefore, it is reasonable to say that the NTD-PLL and the pPLL with in-loop dqDSC 4 operator (briefly called the dqDSC 4 -pPLL) are mathematically equivalent. To support this fact, a performance comparison between the NTD-PLL and the dqDSC 4 -pPLL under the same condition as in Fig. 15 is carried out. Fig. 18 shows the obtained results. It can be observed that the NTD-PLL and the dqDSC 4 -pPLL have identical responses, which prove their equivalence. This equivalence implies that it is more straightforward and even computationally beneficial to use the dqDSC 4 -pPLL structure when the implementation of the NTD-PLL is intended.
D. Performance Enhancement Under Frequency Varying and Harmonically Distorted Conditions
As Fig. 18 shows, the NTD-PLL, and therefore, its mathematically equivalent structure, i.e., the dqDSC 4 -pPLL, achieve a zero average phase error in the presence of a frequency drift, but they suffer from a double frequency oscillatory error in this condition. This problem, as recommended in [10] , can be alleviated by including an additional dqDSC 4 operator into the dqDSC 4 -pPLL control loop. The harmonic filtering capability of this PLL is also rather low, and it can be improved by incorporating a dqDSC 8 operator and a dqDSC 16 operator into its control loop. Using these additional operators, however, causes a considerable phase delay in the PLL control loop, which significantly 2 The pPLL is a standard single-phase PLL [5] , [6] , [15] . slows down its dynamic response. Therefore, this approach is only useful for specific applications where a slow and damped dynamic response for the PLL is needed. An example of such applications is described in [27] . Considering the limited application of such PLLs, this issue will not be further discussed here.
IV. SIMULATION AND EXPERIMENTAL RESULTS
In this section, the dynamic behavior and filtering capability of the ETD-PLL (see Fig. 11 ) and NTD-PLL (see Fig. 2 ) is evaluated through simulation and experimental results. Simulations are carried out in MATLAB/Simulink environment and experimental results are obtained using a dSPACE MABXII DS1401 platform. Throughout the simulation and experimental studies, the sampling frequency and nominal grid frequency are considered to be 8 kHz and 50 Hz, respectively. Fig. 19 shows the simulation and experimental results for the ETD-PLL and NTD-PLL in response to a +40
• phase-angle jump. It can be observed that both PLLs have comparable dynamic behaviors. The 2% settling time for both PLLs is around two cycles of the nominal frequency. Fig. 20 illustrates the ETD-PLL and NTD-PLL performance when the grid voltage frequency undergoes a step change of −3 Hz. Contrary to the NTD-PLL, which suffers from double frequency oscillatory errors, the ETD-PLL provides an accurate estimation of phase and frequency in this condition. To have a better view, Fig. 21 illustrates the magnitude of double frequency oscillatory errors in the phase and frequency estimated by the ETD-PLL and NTD-PLL as a function of the grid frequency. According to the EN50160 standard [28] , the grid frequency variations are considered to be in the range of 47-52 Hz. These results highlight the high ability of ETD-PLL to reject double frequency errors in the presence of large frequency drifts. They also show that the NTD-PLL may not be a suitable choice for applications where the grid frequency deviation from its nominal value is high. Fig. 22 evaluates the harmonic filtering capability of the ETD-PLL and NTD-PLL in the presence of 4% third-harmonic component, 5% fifth-harmonic component, 4% seventh-harmonic component, 1% ninth-harmonic component, and 3% eleventhharmonic component in the grid voltage. The total harmonic distortion of the grid voltage is 8.18%. As shown, the filtering capability of the ETD-PLL is quite good even in the presence of large frequency drifts. The filtering capability of the NTD-PLL, however, is acceptable only when the grid frequency is at (or very close to) its nominal value.
To highlight the advantages and disadvantages of the ETD-PLL and NTD-PLL, two advanced single-phase PLLs, i.e., the second-order generalized integrator-based PLL (SOGI-PLL) [14] and pPLL with in-loop moving average filter (briefly called the MAF-pPLL) [29] , are also evaluated under the same tests as the ones in Figs. 19, 20 , and 22 and their results are compared with those of the ETD-PLL and NTD-PLL. The control parameters of the SOGI-PLL and MAF-pPLL are designed using the symmetrical optimum method, as described in [15] and [29] , respectively. Table I summarizes the obtained results, in which the best performance is highlighted in bold font.
V. SUMMARY AND CONCLUSION
For the first time, the accurate small-signal model of the TD-PLL was derived in this paper. It was shown that the dynamics of the transfer delay unit, contrary to what was believed, is not negligible. Indeed, its dynamics appear as a set-point filter in the TD-PLL small-signal model. Regardless of the importance of such model in the analysis and design of the TD-PLL, it may stimulate new ideas in the modeling of other single-phase OSG-based PLLs, because neglecting the dynamics of OSG unit during the modeling of these PLLs is a common practice.
It was then shown that the drawbacks of the standard TD-PLL, i.e., its poor harmonic filtering capability and its phase offset and oscillatory errors in the presence of frequency drifts, can be overcome by adding additional delay-based filtering stages and a phase error compensator into its structure. These modifications only require 10 ×/÷, 10 +/−, and storing 5T 8T s samples (100 samples, for a sampling frequency 8 kHz) in the DSP memory, which means they demand a very low computational effort.
The NTD-PLL small-signal modeling was then presented, which indicated that the NTD-PLL is mathematically equivalent to a pPLL with in-loop dqDSC 4 operator (dqDSC 4 -pPLL). Considering this equivalence and more straightforward implementation of the dqDSC 4 -pPLL, it is recommended in this paper to use the dqDSC 4 -pPLL when the implementation of the NTD-PLL is intended. A systematic method based on the symmetrical optimum method to fine-tune the NTD-PLL control parameters was also proposed. This paper finally evaluated the performance of the ETD-PLL and NTD-PLL through simulation and experimental results and compared their performance with the state-of-the-art singlephase PLLs. It was shown that the ETD-PLL has a fast dynamic response (a settling time of less than two cycles of the nominal frequency) and a good harmonic filtering capability. These features along with its ease of implementation make the ETD-PLL a suitable choice for the synchronization of single-phase gridconnected equipment. The NTD-PLL, like the ETD-PLL, has a fast dynamic response, but it suffers from a limited harmonic filtering capability and considerable double frequency oscillatory error in the presence of frequency drifts. Therefore, it can be a suitable choice only for applications where the grid frequency is at or very close to its nominal value.
